

950 MHz to 1575 MHz Quadrature Modulator with Integrated Fractional-N PLL and VCO

ADRF6750

FEATURES

I/Q modulator with integrated fractional-N PLL and VCO

Gain control span: 47 dB in 1 dB steps

Output frequency range: 950 MHz to 1575 MHz

Output 1 dB compression: 8.5 dBm

Output IP3: 23 dBm Noise floor: –162 dBm/Hz

Baseband modulation bandwidth: 250 MHz (1 dB)

Output frequency resolution: 1 Hz

Functions with external VCO for extended frequency range

SPI and I²C-compatible serial interfaces

Power supply: 5 V/310 mA

GENERAL DESCRIPTION

The ADRF6750 is a highly integrated quadrature modulator, frequency synthesizer, and programmable attenuator. The device covers an operating frequency range from 950 MHz to 1575 MHz for use in satellite, cellular and broadband communications.

The ADRF6750 modulator includes a high modulus fractional-N frequency synthesizer with integrated VCO, providing better than 1 Hz frequency resolution, and a 47 dB digitally controlled output attenuator with 1 dB steps.

Control of all the on-chip registers is through a user-selected SPI interface or I²C interface. The device operates from a single power supply ranging from 4.75 V to 5.25 V.

FUNCTIONAL BLOCK DIAGRAM




TABLE OF CONTENTS

reatures	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications	3
Timing Characteristics	5
Absolute Maximum Ratings	7
ESD Caution	7
Pin Configuration and Function Descriptions	8
Typical Performance Characteristics	10
Theory of Operation	18
Overview	18
PLL Synthesizer and VCO	18
Quadrature Modulator	20
Attenuator	21
Voltage Regulator	21
EXTERNAL vco OPERATION	21

. 1	I ² C Interface	21
. 1	SPI Interface	23
. 1	Program Modes	25
. 2	Register Map	27
. 3	Register Map Summary	27
. 5	Register Bit Descriptions	28
. 7	Suggested Power-Up Sequence	31
. 7	Initial Register Write Sequence	31
. 8	Evaluation Board	32
10	General Description	32
18	Hardware Description	32
18	PCB Artwork	35
18	Bill of Materials	38
20	Outline Dimensions	39
21	Ordering Guide	39

REVISION HISTORY

4/10—Rev. 0 to Rev. A

Changes to Table 5	9
Changes to LOMON Outputs Section	33
Changes to Ordering Guide	39

1/10—Revision 0: Initial Version

SPECIFICATIONS

 V_{CC} = 5 V, T_A = 25°C, I/Q inputs = 0.9 V p-p differential sine waves in quadrature on a 500 mV dc bias, baseband frequency = 1 MHz, REFIN = 10 MHz, PFD = 20 MHz, loop bandwidth = 50 kHz, and LOMONx is off, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	ments Min Typ			Unit
RF OUTPUT	RFOUT pin				
Operating Frequency Range		950		1575	MHz
Nominal Output Power	V _{IQ} = 0.9 V p-p differential		-1.6		dBm
Gain Flatness	Any 40 MHz		±0.5		dB
Output P1dB			8.5		dBm
Output IP3	$f1_{BB} = 3.5 \text{ MHz}$, $f2_{BB} = 4.5 \text{ MHz}$, $P_{OUT} = -6 \text{ dBm per tone}$		23		dBm
Output Return Loss	Attenuator setting = 0 dB		-12		dB
LO Carrier Feedthrough	Attenuator setting = 0 dB to 47 dB		-45		dBc
2× LO Carrier Feedthrough	Attenuator setting = 0 dB to 47 dB		-45		dBm
Sideband Suppression			-45		dBc
Noise Floor	I/Q inputs = 0 V p-p differential, Attenuator setting = 0 dB		-162		dBm/H
	Attenuator setting = 0 dB to 21 dB, carrier offset = 15 MHz		-147		dBc/Hz
	Attenuator setting = 21 dB to 47 dB, carrier offset = 15 MHz		-170		dBm/Hz
Harmonics			-60		dBc
REFERENCE CHARACTERISTICS	REFIN pin				
Input Frequency	With R/2 divider enabled	10		300	MHz
	With R/2 divider disabled	10		165	MHz
Input Sensitivity	AC-coupled	0.4		VREG	V p-p
Input Capacitance				10	pF
Input Current				±100	μΑ
CHARGE PUMP					
I _{CP} Sink/Source	Programmable				
High Value	With RSET = $4.7 \text{ k}\Omega$		5		mA
Low Value			312.5		μΑ
Absolute Accuracy	With RSET = $4.7 \text{ k}\Omega$		4.0		%
RSET Value			4.7		kΩ
VCO Gain	K _{VCO} 25		25		MHz/V
SYNTHESIZER SPECIFICATIONS					
Frequency Resolution				1	Hz
Spurs	Integer boundary < loop bandwidth		-55		dBc
	>10 MHz offset from carrier		-85		dBc
Phase Noise ¹	Frequency = 950 MHz to 1575 MHz				
	100 Hz offset		-80		dBc/Hz
	1 kHz offset		-88		dBc/Hz
	10 kHz offset		-93		dBc/Hz
	100 kHz offset		-107		dBc/Hz
	1 MHz offset		-133		dBc/Hz
	>15 MHz offset		-152		dBc/Hz
Integrated Phase Noise ¹	1 kHz to 8 MHz integration bandwidth 0.4			°rms	
Frequency Settling ¹	Maximum frequency error = 100 Hz		170		μs
Maximum Frequency Step for No Autocalibration	, ,			100	kHz
Phase Detector Frequency		10		30	MHz

Parameter Test Conditions/Comments				Unit
		47		dB
		1		dB
Fixed frequency, adjacent steps				
All attenuation steps		±0.3		dB
Over full frequency range, adjacent steps		±1.5		dB
47 dB attenuation step		-2.0		dB
Any step; output power settled to ± 0.2 dB		10		μs
TXDIS pin				
RF OUT, attenuator setting = 0 dB to 47 dB, TXDIS high		-110		dBm
LO, Attenuator setting = 0 dB to 47 dB, TXDIS high		-90		dBm
2 x LO, Attenuator setting = 0 dB to 47 dB, TXDIS high		-50		dBm
TXDIS high to low (90% of envelope)		180		ns
TXDIS low to high (to -55 dBm)		270		ns
LOMONP, LOMONN pins				
		-24		dBm
IBBP, IBBN, QBBP, QBBN pins				
		500		mV
250			MHz	
CS, TXDIS pins	1.4			V
CS, TXDIS pins			0.6	V
SDI/SDA, CLK/SCL pins 2.1				V
SDI/SDA, CLK/SCL pins 1.1		1.1	V	
CS, TXDIS, SDI/SDA, CLK/SCL pins	±1		μΑ	
CS, TXDIS, SDI/SDA, CLK/SCL pins			10	pF
SDO, LDET pins; I _{OH} = 500 μA	2.8			V
SDO, LDET pins; $I_{OL} = 500 \mu\text{A}$		0.4	V	
SDA (SDI/SDA); I _{OL} = 3 mA			0.4	V
VCC1, VCC2, VCC3, VCC4, VREG1, VREG2, VREG3, VREG4,				
	4 75	5	5 25	V
	1.75		3.23	V
			340	mA
nected to VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6		310	310	11173
	-40		+85	°C
	Fixed frequency, adjacent steps All attenuation steps Over full frequency range, adjacent steps 47 dB attenuation step Any step; output power settled to ±0.2 dB TXDIS pin RF OUT, attenuator setting = 0 dB to 47 dB, TXDIS high LO, Attenuator setting = 0 dB to 47 dB, TXDIS high 2 x LO, Attenuator setting = 0 dB to 47 dB, TXDIS high TXDIS high to low (90% of envelope) TXDIS low to high (to −55 dBm) LOMONP, LOMONN pins IBBP, IBBN, QBBP, QBBN pins CS, TXDIS pins CS, TXDIS pins SDI/SDA, CLK/SCL pins SDI/SDA, CLK/SCL pins CS, TXDIS, SDI/SDA, CLK/SCL pins CS, TXDIS, SDI/SDA, CLK/SCL pins SDO, LDET pins; IoH = 500 μA SDO, LDET pins; IoL = 500 μA SDA (SDI/SDA); IoL = 3 mA VCC1, VCC2, VCC3, VCC4, VREG1, VREG2, VREG3, VREG4, VREG5, VREG6, and REGOUT pins REGOUT normally connected to VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6 VCC1, VCC2, VCC3, and VCC4 REGOUT, VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6 VCC1, VCC2, VCC3, and VCC4 REGOUT, VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6 VCC1, VCC2, VCC3, and VCC4 combined; REGOUT con-	Fixed frequency, adjacent steps All attenuation steps Over full frequency range, adjacent steps 47 dB attenuation step Any step; output power settled to ±0.2 dB TXDIS pin RF OUT, attenuator setting = 0 dB to 47 dB, TXDIS high LO, Attenuator setting = 0 dB to 47 dB, TXDIS high 2 x LO, Attenuator setting = 0 dB to 47 dB, TXDIS high TXDIS high to low (90% of envelope) TXDIS low to high (to –55 dBm) LOMONP, LOMONN pins IBBP, IBBN, QBBP, QBBN pins CS, TXDIS pins CS, TXDIS pins SDI/SDA, CLK/SCL pins SDI/SDA, CLK/SCL pins CS, TXDIS, SDI/SDA, CLK/SCL pins CS, TXDIS, SDI/SDA, CLK/SCL pins SDO, LDET pins; loH = 500 μA SDO, LDET pins; loL = 500 μA SDA (SDI/SDA); loL = 3 mA VCC1, VCC2, VCC3, VCC4, VREG1, VREG2, VREG3, VREG4, VREG5, VREG6, and REGOUT pins REGOUT normally connected to VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6 VCC1, VCC2, VCC3, and VCC4 REGOUT, VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6 VCC1, VCC2, VCC3, and VCC4 REGOUT, VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6 VCC1, VCC2, VCC3, and VCC4 REGOUT, VCC2, VCC3, and VCC4 REGOUT, VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6 VCC1, VCC2, VCC3, and VCC4 REGOUT, VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6	A7	A7

 $^{^1}$ LBW = 50 kHz at LO = 1200 MHz; I_{CP} = 2.5 mA. 2 All other attenuation steps have an absolute error of <±2.0 dB.

TIMING CHARACTERISTICS

I²C Interface Timing

Table 2.

Parameter ¹	Symbol	Limit	Unit
SCL Clock Frequency	f _{SCL}	400	kHz max
SCL Pulse Width High	t _{HIGH}	600	ns min
SCL Pulse Width Low	t _{LOW}	1300	ns min
Start Condition Hold Time	t _{HD;STA}	600	ns min
Start Condition Setup Time	t _{SU;STA}	600	ns min
Data Setup Time	t _{SU;DAT}	100	ns min
Data Hold Time	t _{HD;DAT}	300	ns min
Stop Condition Setup Time	t _{su;sto}	600	ns min
Data Valid Time	t _{VD;DAT}	900	ns max
Data Valid Acknowledge Time	t _{VD;ACK}	900	ns max
Bus Free Time	t _{BUF}	1300	ns min

¹ See Figure 2.




Figure 2. I²C Port Timing Diagram

SPI Interface Timing

Table 3.

Parameter ¹	Symbol	Limit	Unit
CLK Frequency	f _{CLK}	20	MHz max
CLK Pulse Width High	t ₁	15	ns min
CLK Pulse Width Low	t ₂	15	ns min
Start Condition Hold Time	t ₃	5	ns min
Data Setup Time	t ₄	10	ns min
Data Hold Time	t ₅	5	ns min
Stop Condition Setup Time	t ₆	5	ns min
SDO Access Time	t ₇	15	ns min
CS to SDO High Impedance	t ₈	25	ns max

¹ See Figure 3.




Figure 3. SPI Port Timing Diagram

ABSOLUTE MAXIMUM RATINGS

Table 4.

Table 4.	
Parameter	Rating
Supply Voltage VCC1, VCC2, VCC3, and VCC4	−0.3 V to +6 V
Supply Voltage VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6	−0.3 V to +4 V
IBBP, IBBN, QBBP, and QBBN	0 V to 2.5 V
Digital I/O	−0.3 V to +4 V
Analog I/O (Other Than IBBP, IBBN, QBBP, and QBBN)	-0.3 V to +4 V
TESTLO, TESTLO Difference	1.5 V
θ_{JA} (Exposed Paddle Soldered Down)	26°C/W
Maximum Junction Temperature	120°C
Storage Temperature Range	−65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 4. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description	
11, 55, 56, 41, 42, 1	VCC1 to VCC4	Positive Power Supplies for I/Q Modulator. Apply a 5 V power supply to VCC1, which should be decoupled with power supply decoupling capacitors. Connect VCC2, VCC3, and VCC4 to the same 5 V power supply.	
12	REGOUT	3.3 V Output Supply. Drives VREG1, VREG2, VREG3, VREG4, VREG5, and VREG6.	
13, 14, 15, 16, 31, 36	VREG1 to VREG6	Positive Power Supplies for PLL Synthesizer, VCO, and Serial Port. Connect these pins to REGOUT (3.3 V) and decouple them separately.	
6, 19, 20, 21, 24, 37, 39, 40, 46, 47, 49, 50, 51, 52, 53, 54	AGND	Analog Ground. Connect to a low impedance ground plane.	
32	DGND	Digital Ground. Connect to the same low impedance ground plane as the AGND pins.	
2, 3	IBBP, IBBN	Differential In-Phase Baseband Inputs. These high impedance inputs must be dc-biased to applicately 500 mV dc and should be driven from a low impedance source. Nominal characterized signal swing is 450 mV p-p on each pin. This results in a differential drive of 0.9 V p-p with a 50 dc bias, resulting in a single sideband output power of approximately –1.6 dBm. These inputs not self-biased and must be externally biased.	
4, 5	QBBN, QBBP	Differential Quadrature Baseband Inputs. These high impedance inputs must be dc-biased to approximately 500 mV dc and should be driven from a low impedance source. Nominal characterized ac signal swing is 450 mV p-p on each pin. This results in a differential drive of 0.9 V p-p wit a 500 mV dc bias, resulting in a single sideband output power of approximately –1.6 dBm. These inputs are not self-biased and must be externally biased.	
33, 34, 35	CCOMP1 to CCOMP3	Internal Compensation Nodes. These pins must be decoupled to ground with a 100 nF capacitor.	
38	VTUNE	Control Input to the VCO. This voltage determines the output frequency and is derived from filtering the CP output voltage.	
7	RSET	Charge Pump Current Set. Connecting a resistor between this pin and ground sets the maximum charge pump output current. The relationship between I_{CP} and R_{SET} is as follows:	
		$I_{CPmax} = \frac{23.5}{R_{SET}}$	
		where $R_{SET} = 4.7 \text{ k}\Omega$ and $I_{CP max} = 5 \text{ mA}$.	
9	СР	Charge Pump Output. When enabled, this output provides $\pm I_{CP}$ to the external loop filter, which, in turn, drives the internal VCO.	

Pin No.	Mnemonic	Description	
27	CS	Chip Select, CMOS Input. When CS is high, the data stored in the shift registers is loaded into one of 31 latches. In I ² C mode, when CS is high, the slave address of the device is 0x60, and when CS is low, the slave address is 0x40.	
29	SDI/SDA	Serial Data Input for SPI Port/Serial Data Input/Output for I ² C Port. In SPI mode, this pin is a high impedance CMOS data input, and data is loaded in an 8-bit word. In I ² C mode, this pin is a bidirectional port.	
30	CLK/SCL	Serial Clock Input for SPI/I ² C Port. This serial clock is used to clock in the serial data to the registers. This input is a high impedance CMOS input.	
28	SDO	Serial Data Output for SPI Port. Register states can be read back on the SDO data output line.	
17	REFIN	Reference Input. This high impedance CMOS input should be ac-coupled.	
18	REFIN	Reference Input Bar. This pin should be either grounded or ac-coupled to ground.	
48	RFOUT	RF Output. Single-ended, 50 Ω , internally biased RF output. This pin must be ac-coupled to the load. Nominal output power is -1.6 dBm for a single sideband baseband drive of 0.9 V p-p differential on the I and Q inputs (attenuation = minimum).	
45	TXDIS	Output Disable. This pin can be used to disable the RF output. Connect to high logic level to disable the output. Connect to low logic level for normal operation.	
25, 26	LOMONP, LOMONN	Differential Monitor Outputs. These pins provide a replica of the internal local oscillator frequenc $(1 \times LO)$ at four different power levels: -6 dBm, -12 dBm, -18 dBm, and -24 dBm, approximately. These open-collector outputs must be terminated with external resistors to REGOUT. These outputs must be disabled through serial port programming and should be tied to REGOUT if not used.	
22, 23	TESTLO, TESTLO	Differential Test Inputs. These inputs provide an option for an external 2× LO to drive the modulator. This option can be selected by serial port programming. These inputs must be externally dc-biased and should be grounded if not used.	
10, 8	LF2, LF3	No connect pins.	
44	LDET	Lock Detect. This output pin indicates the state of the PLL: a high level indicates a locked condition, whereas a low level indicates a loss of lock condition.	
43	MUXOUT	Muxout. This output is a test output for diagnostic use only. It should be left unconnected by the customer.	
Exposed Paddle	EP	Exposed Paddle. Connect to ground plane via a low impedance path.	

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$, I/Q inputs = 0.9 V p-p differential sine waves in quadrature on a 500 mV dc bias, REFIN = 10 MHz, PFD = 20 MHz, baseband frequency = 1 MHz, LOMONx is off, unless otherwise noted. A nominal condition is defined as 25°C, 5.00 V, and worst-case frequency. A worst-case condition is defined as having the worst-case temperature, supply voltage, and frequency.




Figure 5. Output Power vs. LO Frequency, Supply, and Temperature




Figure 6. Output Power Distribution at Nominal and Worst-Case Conditions




Figure 7. Output Power vs. LO Frequency for External VCO Mode at Nominal Conditions




Figure 8. Sideband Suppression vs. LO Frequency, Supply, and Temperature




Figure 9. Sideband Suppression Distribution at Nominal and Worst-Case Conditions




Figure 10. LO Carrier Feedthrough vs. Attenuation, LO Frequency, Supply, and Temperature




Figure 11. LO Carrier Feedthrough Distribution at Nominal and Worst-Case Conditions and Attenuation Setting




Figure 12. 2 × LO Carrier Feedthrough vs. Attenuation, LO Frequency, Supply, and Temperature




Figure 13. Output P1dB Compression Point at Worst-Case LO Frequency vs. Supply and Temperature




Figure 14. Output P1dB Compression Point Distribution at Nominal and Worst-Case Conditions




Figure 15. Output P1dB Compression Point vs. LO Frequency at Nominal Conditions




Figure 16. Output IP3 Distribution at Nominal and Worst-Case Conditions




Figure 17. Output IP3 vs. LO Frequency at Nominal Conditions




Figure 18. LO Off Isolation vs. Attenuation, LO Frequency, Supply, and Temperature




Figure 19. $2 \times LO$ Off Isolation vs. Attenuation, LO Frequency, Supply, and Temperature




Figure 20. Second-Order and Third-Order Harmonic Distortion vs. LO Frequency, Supply, and Temperature




Figure 21. Noise Floor at 15 MHz Offset Frequency Distribution at Worst-Case Conditions and Different Attenuation Settings




Figure 22. Noise Floor at 0 dB Attenuation vs. Output Power at Nominal Conditions




Figure 23. Normalized I and Q Input Bandwidth




Figure 24. Output Return Loss at Worst-Case Attenuation vs. LO Frequency, Supply, and Temperature




Figure 25. RF Output Spectral Plot over a 10 MHz Span




Figure 26. RF Output Spectral Plot over a 100 MHz Span




Figure 27. RF Output Spectral Plot over a Wide Span




Figure 28. Phase Noise Performance vs. LO Frequency, Supply, and Temperature




Figure 29. Phase Noise Performance Distribution at Worst-Case Conditions




Figure 30. Integer Boundary Spur Performance vs. LO Frequency, Supply, and Temperature




Figure 31. Integer Boundary Spur Distribution at Nominal and Worst-Case Conditions




Figure 32. Spurs > 10 MHz from Carrier vs. LO Frequency, Supply, and Temperature




Figure 33. Integrated Phase Noise vs. LO Frequency at Nominal Conditions




Figure 34. Integrated Phase Noise at Nominal and Worst-Case Conditions




Figure 35. PLL Frequency Settling Time at Worst-Case Low Frequency with Lock Detect Shown




Figure 36. Attenuator Gain vs. LO Frequency by Gain Code, All Attenuator Code Steps




Figure 37. Attenuator Relative Step Accuracy over all Attenuation Steps vs. LO Frequency, Nominal Conditions




Figure 38. Attenuator Relative Step Accuracy Distribution at Nominal and Worst-Case Conditions




Figure 39. Attenuator Relative Step Accuracy Across Full Output Frequency Range Distribution at Nominal and Worst-Case Conditions




Figure 40. Attenuator Relative Step Accuracy over all Attenuation Steps vs. LO Frequency for External VCO Mode, Nominal Conditions




Figure 41. Attenuator Absolute Step Accuracy over all Attenuation Steps vs. LO Frequency, Nominal Conditions




Figure 42. Attenuator Absolute Step Accuracy Distribution at Nominal and Worst-Case Conditions




Figure 43. Attenuator Absolute Step Accuracy over all Attenuation Steps vs. LO Frequency for External VCO Mode, Nominal Conditions




Figure 44. Gain Flatness in any 40 MHz for all Attenuation Steps vs. LO Frequency at Nominal Conditions




Figure 45. Attenuator Settling Time to 0.2 dB and 0.5 dB for Small Steps (1 dB to 6 dB) at Nominal Conditions




Figure 46. Attenuator Settling Time to 0.2 dB and 0.5 dB for Large Steps (7 dB to 47 dB) at Nominal Conditions




Figure 47. Attenuator Settling Time to 0.2 dB and 0.5 dB Distribution at Nominal and Worst-Case Conditions for Typical Small Step




Figure 48. Attenuator Settling Time to 0.2 dB and 0.5 dB Distribution at Nominal and Worst-Case Conditions for Worst-Case Small Step (36 dB to 42 dB)




Figure 49. Attenuator Settling Time to 0.2 dB and 0.5 dB Distribution at Nominal and Worst-Case Conditions for Typical Large Step (0 dB to 47 dB)




Figure 50. Attenuator Settling Time to 0.2 dB and 0.5 dB Distribution at Nominal and Worst-Case Conditions for Worst-Case Large Step (47 dB to 0 dB)




Figure 51. TXDIA Turn-On Settling Time at Worst-Case Supply and Temperature

THEORY OF OPERATION

OVERVIEW

The ADRF6750 device can be divided into the following basic building blocks:

- PLL synthesizer and VCO
- Quadrature modulator
- Attenuator
- Voltage regulator
- I²C/SPI interface

Each of these building blocks is described in detail in the sections that follow.

PLL SYNTHESIZER AND VCO

Overview

The phase-locked loop (PLL) consists of a fractional-N frequency synthesizer with a 25-bit fixed modulus, allowing a frequency resolution of less than 1 Hz over the entire frequency range. It also has an integrated voltage-controlled oscillator (VCO) with a fundamental output frequency ranging from 1900 MHz to 3150 MHz. This allows the PLL to generate a stable frequency at 2× LO, which is then divided down to provide a local oscillator (LO) frequency ranging from 950 MHz to 1575 MHz to the quadrature modulator.

Reference Input Section

The reference input stage is shown in Figure 52. SW1 and SW2 are normally closed switches. SW3 is normally open. When power-down is initiated, SW3 is closed, and SW1 and SW2 are open. This ensures that there is no loading of the REFIN pin at power-down.




Figure 52. Reference Input Stage

Reference Input Path

The on-chip reference frequency doubler allows the input reference signal to be doubled. This is useful for increasing the PFD comparison frequency. Making the PFD frequency higher improves the noise performance of the system. Doubling the PFD frequency usually improves the in-band phase noise performance by 3 dBc/Hz.

The 5-bit R-divider allows the input reference frequency (REF_{IN}) to be divided down to produce the reference clock to the PFD. Division ratios from 1 to 32 are allowed.

An additional divide-by-2 function in the reference input path allows for a greater division range.




Figure 53. Reference Input Path

The PFD frequency equation is

$$f_{PFD} = f_{REFIN} \times [(1+D)/(R \times (1+T))]$$
 (2)

where:

 f_{REFIN} is the reference input frequency.

D is the doubler bit.

R is the programmed divide ratio of the binary 5-bit programmable reference divider (1 to 32).

T is the divide-by-2 bit (0 or 1).

RF Fractional-N Divider

The RF fractional-N divider allows a division ratio in the PLL feedback path that can range from 23 to 4095. The relationship between the fractional-N divider and the LO frequency is described in the following section.

INT and FRAC Relationship

The integer (INT) and fractional (FRAC) values make it possible to generate output frequencies that are spaced by fractions of the phase frequency detector (PFD) frequency. See the Example—Changing the LO Frequency section for more information.

The LO frequency equation is

$$LO = f_{PFD} \times (INT + (FRAC/2^{25})) \tag{1}$$

where:

LO is the local oscillator frequency.

 f_{PFD} is the PFD frequency.

INT is the integer component of the required division factor and is controlled by the CR6 and CR7 registers.

FRAC is the fractional component of the required division factor and is controlled by the CR0 to CR3 registers.




Figure 54. RF Fractional-N Divider

Phase Frequency Detector (PFD) and Charge Pump

The PFD takes inputs from the R-divider and the N-counter and produces an output proportional to the phase and frequency difference between them (see Figure 55 for a simplified schematic). The PFD includes a fixed delay element that sets the width of the antibacklash pulse, ensuring that there is no dead zone in the PFD transfer function.




Figure 55. PFD Simplified Schematic

Lock Detect (LDET)

LDET (Pin 44) signals when the PLL has achieved lock to an error frequency of less than 100 Hz. On a write to Register CR0, a new PLL acquisition cycle starts, and the LDET signal goes low. When lock has been achieved, this signal returns high.

Voltage-Controlled Oscillator (VCO)

The VCO core in the ADRF6750 consists of two separate VCOs, each with 16 overlapping bands. Figure 56 shows an acquisition plot demonstrating both the VCO overlap at roughly 1260 MHz and the multiple overlapping bands within each VCO. The choice of two 16-band VCOs allows a wide frequency range to be covered without a large VCO sensitivity ($K_{\rm VCO}$) and resultant poor phase noise and spurious performance. Note that the VCO range is larger than the 2× LO frequency range of the part to ensure that the device has enough margin to cover the full frequency range over all conditions.




Figure 56. V_{TUNE} vs. LO Frequency

The correct VCO and band are chosen automatically by the VCO and band select circuitry when Register CR0 is updated. This is referred to as autocalibration.

The autocalibration time is set to 50 μ s. During this time, the VCO V_{TUNE} is disconnected from the output of the loop filter and is connected to an internal reference voltage. A typical frequency acquisition is shown in Figure 57.




Figure 57. PLL Acquisition

After autocalibration, normal PLL action resumes and the correct frequency is acquired to within a frequency error of 100 Hz in 170 μs typically.

For a maximum cumulative step of 100 kHz, autocalibration can be turned off by Register CR24, Bit 0. This enables cumulative PLL acquisitions of 100 kHz or less to occur without the autocalibration procedure, which improves acquisition times significantly (see Figure 58).





Figure 58. PLL Acquisition Without Autocalibration for 100 kHz Step

The VCO displays a variation of K_{VCO} as V_{TUNE} varies within the band and from band to band. Figure 59 shows how the K_{VCO} varies across the full LO frequency range. Also shown is the average value for each of the frequency bands. Figure 59 is useful when calculating the loop filter bandwidth and individual loop filter components.



QUADRATURE MODULATOR

Overview

A basic block diagram of the ADRF6750 quadrature modulator circuit is shown in Figure 60. The VCO generates a signal at the 2× LO frequency, which is then divided down to give a signal at the LO frequency. This signal is then split into in-phase and quadrature components to provide the LO signals that drive the mixers.




Figure 60. Block Diagram of the Quadrature Modulator

The I and Q baseband input signals are converted to currents by the V-to-I stages, which then drive the two mixers. The outputs of these mixers combine to feed the output balun, which provides a single-ended output. This single-ended output is then fed to the attenuator and, finally, to the external RFOUT signal pin.

Baseband Inputs

The baseband inputs, QBBP, QBBN, IBBP, and IBBN, must be driven from a differential source. The nominal drive level of 0.9 V p-p differential (450 mV p-p on each pin) should be biased to a common-mode level of 500 mV dc.

To set the dc bias level at the baseband inputs, refer to Figure 61. The average output current on each of the AD9779 outputs is 10 mA. A current of 10 mA flowing through each of the 50 Ω resistors to ground produces the desired dc bias of 500 mV at each of the baseband inputs.




Figure 61. Establishing DC Bias Level on Baseband Inputs

The differential baseband inputs (QBBP, QBBN, IBBN, and IBBP) consist of the bases of PNP transistors, which present a high impedance of about 30 k Ω in parallel with roughly 2 pF of capacitance. The impedance looks like 30 k Ω below 1 MHz and starts to roll off at higher frequency. A 100 Ω differential termination is recommended at the baseband inputs, and this dominates the input impedance as seen by the input baseband signal. This ensures that the input impedance, as seen by the input circuit, remains flat across the baseband bandwidth. See Figure 62 for a typical configuration.




Figure 62. Typical Baseband Input Configuration

The swing of the AD9779 output currents ranges from 0 mA to 20 mA. The ac voltage swing is 1 V p-p single-ended or 2 V p-p differential with the 50 Ω resistors in place. The 100 Ω differential termination resistors at the baseband inputs have the effect of limiting this swing without changing the dc bias condition of 500 mV. The low-pass filter is used to filter the DAC outputs and remove images when driving a modulator.

Another consideration is that the baseband inputs actually source a current of 240 μA out of each of the four inputs. This current must be taken into account when setting up the dc bias of 500 mV. In the initial example based on Figure 61, an error of 12 mV occurs due to the 240 μA current flowing through the 50 Ω resistor. Analog Devices, Inc., recommends that the accuracy of the dc bias should be 500 mV ±25 mV. It is also important that this 240 μA current have a dc path to ground.

Optimization

The carrier feedthrough and the sideband suppression performance of the ADRF6750 can be improved over the numbers specified in Table 1 by using the following optimization techniques.

Carrier Feedthrough Nulling

Carrier feedthrough results from dc offsets that occur between the P and N inputs of each of the differential baseband inputs. Normally these inputs are set to a dc bias of approximately 500 mV.

However, if a dc offset is introduced between the P and N inputs of either or both I and Q inputs, the carrier feedthrough is affected in either a positive or a negative fashion. Note that the dc bias level remains at 500 mV (average P and N level). The I channel offset is often held constant while the Q channel offset is varied until a minimum carrier feedthrough level is obtained. Then, while retaining the new Q channel offset, the I channel offset is adjusted until a new minimum is reached. This is usually performed at a single frequency and, thus, is not optimized over the complete frequency range. Multiple optimizations at different frequencies must be performed to ensure optimum carrier feedthrough across the full frequency range.

Sideband Suppression Nulling

Sideband suppression results from relative gain and relative phase offsets between the I channel and Q channel and can be optimized through adjustments to those two parameters. Adjusting only one parameter improves the sideband suppression only to a point. For optimum sideband suppression, an iterative adjustment between phase and amplitude is required.

ATTENUATOR

The digital attenuator consists of six attenuation blocks: 1 dB, 2 dB, 4 dB, 8 dB, and two 16 dB blocks; each is separately controlled. Each attenuation block consists of field effect transistor (FET) switches and resistors that form either a pishaped or a T-shaped attenuator. By controlling the states of the FET switches through the control lines, each attenuation block can be set to the pass state (0 dB) or the attenuation state (n dB). The various combinations of the six blocks provide the attenuation states from 0 dB to 47 dB in 1 dB increments.

VOLTAGE REGULATOR

The voltage regulator is powered from a 5 V supply that is provided by VCC1 (Pin 11) and produces a 3.3 V nominal regulated output voltage, REGOUT, on Pin 12. This pin must be connected (external to the IC) to the VREG1 through VREG6 package pins.

The regulator output (REGOUT) should be decoupled by a parallel combination of 10 pF and 220 μ F capacitors. The 220 μ F capacitor, which is recommended for best performance, decouples broadband noise, leading to better phase noise. Each VREGx pin should have the following decoupling capacitors: 100 nF multilayer ceramic with an additional 10 pF in parallel, both placed as close as possible to the DUT power supply pins.

X7R or X5R capacitors are recommended. See the Evaluation Board section for more information.

EXTERNAL VCO OPERATION

The ADRF6750 can be operated with an external VCO. This can be useful if the user wants to improve the phase noise performance or extend the frequency range. Note that the external VCO needs to operate at a frequency of $2\times$ LO. To operate the ADRF6750 with an external VCO, follow these steps:

- 1. Connect the charge pump output (Pin 9) to the loop filter and onward to the external VCO input. The K_{VCO} of the external VCO needs to be taken into account when calculating the loop bandwidth and loop filter components. Note that a 50 kHz loop bandwidth is recommended when using the internal VCO. This takes into account the phase noise performance of the internal VCO. It is possible for an external VCO to provide better phase noise performance and a 50 kHz loop bandwidth may not be optimal in that case. When selecting a loop bandwidth, consider rms jitter, phase noise performance, and acquisition time. ADISimPLL™ can be used to optimize the loop bandwidth with a variety of external VCOs.
- 2. Connect the output of the external VCO to the TESTLO and $\overline{\text{TESTLO}}$ input pins.
 - It is likely that a low-pass filter will be needed to filter the output of the external VCO. This is very important if the external VCO has poor second harmonic performance. Second harmonic performance directly impacts sideband suppression performance. For example, –30 dBc second harmonic performance leads to –30 dBc sideband suppression. Both TESTLO and TESTLO need to be dc biased. A dc bias of 1.7 V to 3.3 V is recommended. The REGOUT output provides a 3.3 V output voltage.
- 3. Select external VCO operation by setting the following bits:
 - Set Register CR27[3] = 1. This bit multiplexes the TESTLO and TESTLO through to the quadrature modulator.
 - Set Register CR28[5] = 1. This bit powers down the internal VCO and connects the external VCO to the PLL.
- 4. Set the correct polarity for the PFD based on the slope of the K_{VCO}. The default is for positive polarity. This bit is accessed by Register CR12[3].

When selecting an external VCO, at times it is difficult to select one with an appropriate frequency range and K_{VCO} . One solution may be the ADF4350, which can function as VCO only with a range of 137.5 MHz to 4.4 GHz. Note that the ADF4350 requires an autocalibration time of 100 μ s which directly impacts acquisition time.

I²C INTERFACE

The ADRF6750 supports a 2-wire, I²C-compatible serial bus that drives multiple peripherals. The serial data (SDA) and serial

clock (SCL) inputs carry information between any devices that are connected to the bus. Each slave device is recognized by a unique address. The ADRF6750 has two possible 7-bit slave addresses for both read and write operations. The MSB of the 7-bit slave address is set to 1. Bit 5 of the slave address is set by the CS pin (Pin 27). Bits[4:0] of the slave address are set to all 0s. The slave address consists of the seven MSBs of an 8-bit word. The LSB of the word sets either a read or a write operation (see Figure 63). Logic 1 corresponds to a read operation, whereas Logic 0 corresponds to a write operation.

To control the device on the bus, the following protocol must be followed. The master initiates a data transfer by establishing a start condition, defined by a high-to-low transition on SDA while SCL remains high. This indicates that an address/data stream follows. All peripherals respond to the start condition and shift the next eight bits (the 7-bit address and the R/W bit). The bits are transferred from MSB to LSB. The peripheral that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This is known as an acknowledge bit. All other devices then withdraw from the bus and maintain an idle condition. During the idle condition, the device monitors the SDA and SCL lines waiting for the start condition and the correct transmitted address. The R/W bit determines the direction of the data. Logic 0 on the LSB of the

first byte indicates that the master writes information to the peripheral. Logic 1 on the LSB of the first byte indicates that the master reads information from the peripheral.

The ADRF6750 acts as a standard slave device on the bus. The data on the SDA pin (Pin 29) is eight bits long, supporting the 7-bit addresses plus the R/W bit. The ADRF6750 has 34 subaddresses to enable the user-accessible internal registers. Therefore, it interprets the first byte as the device address and the second byte as the starting subaddress. Autoincrement mode is supported, which allows data to be read from or written to the starting subaddress and each subsequent address without manually addressing the subsequent subaddress. A data transfer is always terminated by a stop condition. The user can also access any unique subaddress register on a one-by-one basis without updating all registers.

Stop and start conditions can be detected at any stage of the data transfer. If these conditions are asserted out of sequence with normal read and write operations, they cause an immediate jump to the idle condition. If an invalid subaddress is issued by the user, the ADRF6750 does not issue an acknowledge and returns to the idle condition. In a no acknowledge condition, the SDA line is not pulled low on the ninth pulse. See Figure 64 and Figure 65 for sample write and read data transfers, Figure 66 for the timing protocol, and Figure 2 for a more detailed timing diagram.




Figure 63. Slave Address Configuration




Figure 64. I²C Write Data Transfer




Figure 65. I²C Read Data Transfer




Figure 66. I²C Data Transfer Timing

SPI INTERFACE

The ADRF6750 also supports the SPI protocol. The part powers up in I^2C mode but is not locked in this mode. To stay in I^2C mode, it is recommended that the user tie the CS line to either 3.3 V or GND, thus disabling SPI mode. It is not possible to lock the I^2C mode, but it is possible to select and lock the SPI mode.

To select and lock the SPI mode, three pulses must be sent to the CS pin, as shown in Figure 67. When the SPI protocol is locked in, it cannot be unlocked while the device is still powered up. To reset the serial interface, the part must be powered down and powered up again.

Serial Interface Selection

The CS pin controls selection of the I²C or SPI interface. Figure 67 shows the selection process that is required to lock the SPI mode. To communicate with the part using the SPI protocol, three pulses must be sent to the CS pin. On the third rising edge, the part selects and locks the SPI protocol. Consistent with most SPI standards, the CS pin must be held low during all SPI communication to the part and held high at all other times.

SPI Serial Interface Functionality

The SPI serial interface of the ADRF6750 consists of the CS, SDI (SDI/SDA), CLK (CLK/SCL), and SDO pins. CS is used to select the device when more than one device is connected to the serial clock and data lines. CLK is used to clock data in and out of the part. The SDI pin is used to write to the registers. The SDO pin is a dedicated output for the read mode. The part operates in slave mode and requires an externally applied serial clock to the CLK pin. The serial interface is designed to allow the part to be interfaced to systems that provide a serial clock that is synchronized to the serial data.

Figure 68 shows an example of a write operation to the ADRF6750. Data is clocked into the registers on the rising edge of CLK using a 24-bit write command. The first eight bits represent the write command 0xD4, the next eight bits are the register address, and the final eight bits are the data to be written to the specific register. Figure 69 shows an example of a read operation. In this example, a shortened 16-bit write command is first used to select the appropriate register for a read operation, the first eight bits representing the write command 0xD4 and the final eight bits representing the specific register. Then the CS line is pulsed low for a second time to retrieve data from the selected register using a 16-bit read command, the first eight bits representing the read command 0xD5 and the final eight bits representing the contents of the register being read. Figure 3 shows the timing for both SPI read and SPI write operations.




Figure 67. Selecting the SPI Protocol




Figure 69. SPI Byte Read Example

PROGRAM MODES

The ADRF6750 has 34 8-bit registers to allow program control of a number of functions. Either an SPI or an I²C interface can be used to program the register set. For details about the interfaces and timing, see Figure 63 to Figure 69. The registers are documented in Table 6 to Table 24.

Several settings in the ADRF6750 are double-buffered. These settings include the FRAC value, the INT value, the 5-bit R-divider value, the reference frequency doubler, the R/2 divider, and the charge pump current setting. This means that two events must occur before the part uses a new value for any of the double-buffered settings. First, the new value is latched into the device by writing to the appropriate register. Next, a new write must be performed on Register CR0. When Register CR0 is written, a new PLL acquisition takes place.

For example, updating the fractional value involves a write to Register CR3, Register CR2, Register CR1, and Register CR0. Register CR3 should be written to first, followed by Register CR2 and Register CR1 and, finally, Register CR0. The new acquisition begins after the write to Register CR0. Double buffering ensures that the bits written to do not take effect until after the write to Register CR0.

12-Bit Integer Value

Register CR7 and Register CR6 program the integer value (INT) of the feedback division factor. The INT value is a 12-bit number whose MSBs are programmed through Register CR7, Bits[3:0]. The LSBs are programmed through Register CR6, Bits[7:0]. The INT value is used in Equation 1 to set the LO frequency. Note that these registers are double-buffered.

25-Bit Fractional Value

Register CR3 to Register CR0 program the fractional value (FRAC) of the feedback division factor. The FRAC value is a 25-bit number whose MSB is programmed through Register CR3, Bit 0. The LSB is programmed through Register CR0, Bit 0. The FRAC value is used in Equation 1 to set the LO frequency. Note that these registers are double-buffered.

Reference Input Path

The reference input path consists of a reference frequency doubler, a 5-bit reference divider, and a divide-by-2 function (see Figure 53). The doubler is programmed through Register CR10, Bit 5. The 5-bit divider is enabled by programming Register CR5, Bit 4, and the division ratio is programmed through Register CR10, Bits[4:0]. The R/2 divider is programmed through Register CR10, Bit 6. Note that these registers are double-buffered.

When using a 10 MHz reference input frequency, enable the doubler and disable the 5-bit divider and divide-by-2 to ensure a PFD frequency of 20 MHz. As mentioned in the Reference Input Path section, making the PFD frequency higher improves the system noise performance.

Charge Pump Current

Register CR9, Bits[7:4], specify the charge pump current setting. With an R_{SET} value of 4.7 k Ω , the maximum charge pump current is 5 mA. The following equation applies:

$$I_{CPmax} = 23.5/R_{SET}$$

The charge pump current has 16 settings from 312.5 μA to 5 mA. For the loop filter that is specified in the application solution, a charge pump current of 2.5 mA (Register CR9[7:4] = 7) gives a loop bandwidth of 50 kHz, which is the recommended loop bandwidth setting.

Transmit Disable Control (TXDIS)

The transmit disable control (TXDIS) is used to disable the RF output. TXDIS is normally held low. When asserted (brought high), it disables the RF output. Register CR14 is used to control which circuit blocks are powered down when TXDIS is asserted. To meet both the off isolation power specifications and the turn-on/turn-off settling time specifications, a value of 0x1B should be loaded into Register CR14. This effectively ensures that the attenuator is always enabled when TXDIS is asserted, even if other circuitry is disabled.

Power-Down/Power-Up Control Bits

The three programmable power-up and power-down control bits are as follows:

- Register CR12, Bit 2. Master power control bit for the PLL, including the VCO. This bit is normally set to a default value of 0 to power up the PLL.
- Register CR27, Bit 2. Controls the LO monitor outputs, LOMONP and LOMONN. The default is 0 when the monitor outputs are powered down. Setting this bit to 1 powers up the monitor outputs to one of -6 dBm, -12 dBm, -18 dBm, or -24 dBm, as controlled by Register CR27, Bits[1:0].
- Register CR29, Bit 0. Controls the quadrature modulator power. The default is 0, which powers down the modulator. Write a 1 to this bit to power up the modulator.

Lock Detect (LDET)

Lock detect is enabled by setting Register CR23, Bit 4, to 1. Register CR23, Bit 3 sets the number of up/down pulses generated by the PFD before lock detect is declared. The default is 3072 pulses, which is selected when Bit 3 is set to 0. A more aggressive setting of 2048 is selected when Bit 3 is set to 1. This improves the lock detect time by 50 μs . Note, however, that it does not affect the acquisition time to 100 Hz. Register CR23, Bit 2 should be set to 0 for best operation. This bit sets up the PFD up/down pulses to a coarse or low precision setting.

VCO Autocalibration

The VCO uses an autocalibration technique to select the correct VCO and band, as explained in the Voltage-Controlled Oscillator (VCO) section. Register CR24, Bit 0, controls whether the autocalibration is enabled. For normal operation, autocalibration needs to be enabled. However, if using cumulative frequency steps of 100 kHz or less, autocalibration can be disabled by setting this

bit to 1 and then a new acquisition is initiated by writing to Register CR0.

Attenuator

The attenuator can be programmed from 0 dB to 47 dB in steps of 1 dB. Control is through Register CR30, Bits[5:0].

Revision Readback

The revision of the silicon die can be read back via Register CR33.

REGISTER MAP REGISTER MAP SUMMARY

Table 6. Register Map Summary

Register Address (Hex)	Register Name	Туре	Description	
0x00	CR0	Read/write	Fractional Word 4	
0x01	CR1	Read/write	Fractional Word 3	
0x02	CR2	Read/write	Fractional Word 2	
0x03	CR3	Read/write	Fractional Word 1	
0x04	CR4	Read/write	Reserved	
0x05	CR5	Read/write	5-bit reference divider enable	
0x06	CR6	Read/write	Integer Word 2	
0x07	CR7	Read/write	Integer Word 1 and muxout control	
0x08	CR8	Read/write	Reserved	
0x09	CR9	Read/write	Charge pump current setting	
0x0A	CR10	Read/write	Reference frequency control	
0x0B	CR11	Read/write	Reserved	
0x0C	CR12	Read/write	PLL power-up	
0x0D	CR13	Read/write	Reserved	
0x0E	CR14	Read/write	TXDIS control	
0x0F	CR15	Read/write	Reserved	
0x10	CR16	Read/write	Reserved	
0x11	CR17	Read/write	Reserved	
0x12	CR18	Read/write	Reserved	
0x13	CR19	Read/write	Reserved	
0x14	CR20	Read/write	Reserved	
0x15	CR21	Read/write	Reserved	
0x16	CR22	Read/write	Reserved	
0x17	CR23	Read/write	Lock detector control	
0x18	CR24	Read/write	Autocalibration	
0x19	CR25	Read/write	Reserved	
0x1A	CR26	Read/write	Reserved	
0x1B	CR27	Read/write	LO monitor output and External VCO control	
0x1C	CR28	Read/write	Internal VCO power-down	
0x1D	CR29	Read/write	Modulator	
0x1E	CR30	Read/write	Attenuator	
0x1F	CR31	Read only	Reserved	
0x20	CR32	Read only	Reserved	
0x21	CR33	Read only	Revision code	

REGISTER BIT DESCRIPTIONS

Table 7. Register CR0 (Address 0x00), Fractional Word 4

Bit	Description ¹
7	Fractional Word F7
6	Fractional Word F6
5	Fractional Word F5
4	Fractional Word F4
3	Fractional Word F3
2	Fractional Word F2
1	Fractional Word F1
0	Fractional Word F0 (LSB)

¹ Double-buffered. Loaded on the write to Register CR0.

Table 8. Register CR1 (Address 0x01), Fractional Word 3

D:+	D!1
Bit	Description ¹
7	Fractional Word F15
6	Fractional Word F14
5	Fractional Word F13
4	Fractional Word F12
3	Fractional Word F11
2	Fractional Word F10
1	Fractional Word F9
0	Fractional Word F8
4 3 2 1	Fractional Word F12 Fractional Word F11 Fractional Word F10 Fractional Word F9

¹ Double-buffered. Loaded on the write to Register CR0.

Table 9. Register CR2 (Address 0x02), Fractional Word 2

Tuble 5. Register CR2 (Hudress 0x02), Fractional Word 2	
Bit	Description ¹
7	Fractional Word F23
6	Fractional Word F22
5	Fractional Word F21
4	Fractional Word F20
3	Fractional Word F19
2	Fractional Word F18
1	Fractional Word F17
0	Fractional Word F16

¹ Double-buffered. Loaded on the write to Register CR0.

Table 10. Register CR3 (Address 0x03), Fractional Word 1

Tuble 10. Register CR3 (Hudress 0x03), Fruetional Word 1	
Bit	Description
7	Reserved
6	Reserved
5	Reserved
4	Reserved
3	Reserved
2	Reserved
1	Reserved
0	Fractional Word F24 (MSB) ¹

¹ Double-buffered. Loaded on the write to Register CR0.

Table 11. Register CR5 (Address 0x05), 5-Bit Reference Divider Enable

Bit	Description
7	Reserved
6	Reserved
5	Reserved
4	5-bit R-divider enable ¹
	0 = disable 5-bit R-divider (default)
	1 = enable 5-bit R-divider
3	Reserved
2	Reserved
1	Reserved
0	Reserved

¹ Double-buffered. Loaded on the write to Register CR0.

Table 12. Register CR6 (Address 0x06), Integer Word 2

Bit	Description ¹
7	Integer Word N7
6	Integer Word N6
5	Integer Word N5
4	Integer Word N4
3	Integer Word N3
2	Integer Word N2
1	Integer Word N1
0	Integer Word N0

¹ Double-buffered. Loaded on the write to Register CR0.

Table 13. Register CR7 (Address 0x07), Integer Word 1 and Muxout Control

112001100	Mandat Control	
Bit	Description	
[7:4]	Muxout control	
	0000 = tristate	
	0001 = logic high	
	0010 = logic low	
	1101 = RCLK/2	
	1110 = NCLK/2	
3	Integer Word N11 ¹	
2	Integer Word N10 ¹	
1	Integer Word N9 ¹	
0	Integer Word N8 ¹	

¹ Double-buffered. Loaded on the write to Register CR0.

Table 14. Register CR9 (Address 0x09), Charge Pump Current Setting

Current Setting	
Bit	Description
[7:4]	Charge pump current ¹
	0000 = 0.31 mA (default)
	0001 = 0.63 mA
	0010 = 0.94 mA
	0011 = 1.25 mA
	0100 = 1.57 mA
	0101 = 1.88 mA
	0110 = 2.19 mA
	0111 = 2.50 mA
	1000 = 2.81 mA
	1001 = 3.13 mA
	1010 = 3.44 mA
	1011 = 3.75 mA
	1100 = 4.06 mA
	1101 = 4.38 mA
	1110 = 4.69 mA
	1111 = 5.00 mA
3	Reserved
2	Reserved
1	Reserved
0	Reserved

¹ Double-buffered. Loaded on the write to Register CR0.

Table 15. Register CR10 (Address 0x0A), Reference Frequency Control

Triquency control	
Description	
Reserved ¹	
R/2 divider enable ¹	
0 = bypass R/2 divider (default)	
1 = enable R/2 divider	
R-doubler enable ¹	
0 = disable doubler (default)	
1 = enable doubler	
5-bit R-divider setting ¹	
00000 = divide by 32 (default)	
00001 = divide by 1	
00010 = divide by 2	
11110 = divide by 30	
11111 = divide by 31	

¹ Double-buffered. Loaded on the write to Register CR0.

Table 16. Register CR12 (Address 0x0C), PLL Power-Up

Bit	Description
7	Reserved
6	Reserved
5	Reserved
4	Reserved
3	Reserved
2	Power down PLL
	0 = power up PLL (default)
	1 = power down PLL
1	Reserved
0	Reserved

Table 17. Register CR14 (Address 0x0E), TXDIS Control

Bit	Description
7	Reserved
6	Reserved
5	TxDis_attenuator
	0 = attenuator always enabled (default)
	1 = disable attenuator when TXDIS = 1
4	TxDis_LOBuf
	0 = LOBuf always enabled (default)
	1 = disable LOBuf when TXDIS = 1
3	TxDis_QuadDiv
	0 = QuadDiv always enabled (default)
	1 = disable QuadDiv when TXDIS = 1
2	Reserved
1	TxDis_LOX2
	0 = LOX2 always enabled (default)
	1 = Disable LOX2 when TXDIS = 1
0	TxDis_RFMON
	0 = RFMON always enabled (default)
	1 = Disable RFMON when TXDIS = 1

Table 18. Register CR23 (Address 0x17), Lock Detector Control

Tuble 16. Register CR25 (Address 0A17); Lock Detector Control	
Bit	Description
7	Reserved
6	Reserved
5	Reserved
4	Lock detector enable
	0 = lock detector disabled (default)
	1 = lock detector enabled
3	Lock detector up/down count
	0 = 3072 up/down pulses
	1 = 2048 up/down pulses
2	Lock detector precision
	0 = low, coarse (16 ns)
	1 = high, fine (6 ns)
1	Reserved
0	Reserved

Table 19. Register CR24 (Address 0x18), Autocalibration

Bit	Description
7	Reserved
6	Reserved
5	Reserved
4	Reserved
3	Reserved
2	Reserved
1	Reserved
0	Disable autocalibration
	0 = enable autocalibration (default)
	1 = disable autocalibration

Table 20. Register CR27 (Address 0x1B), LO Monitor Output and External VCO Control

- WIIG EARC	and Laternar v CO Control	
Bit	Description	
7	Reserved	
6	Reserved	
5	Reserved	
4	Reserved	
3	External VCO control	
	0 = internal VCO selected	
	1 = external VCO selected	
2	Power up LO monitor output	
	0 = power down (default)	
	1 = power up	
[1:0]	Monitor output power into 50Ω	
	00 = -24 dBm (default)	
	01 = -18 dBm	
	10 = -12 dBm	
	11 = -6 dBm	

Table 21. Register CR28 (Address 0x1C), Internal VCO Power-Down

I OWEI D	1 20111	
Bit	Description	
7	Reserved	
6	Reserved	
5	Internal VCO power-down	
	0 = power up (default)	
	1 = power down	
4	Reserved	
3	Reserved	
2	Reserved	
1	Reserved	
0	Reserved	

Table 22. Register CR29 (Address 0x1D), Modulator

Bit	Description	
7	Reserved	
6	Reserved	
5	Reserved	
4	Reserved	
3	Reserved	
2	Reserved	
1	Reserved	
0	Power up modulator	
	0 = power down (default)	
	1 = power up	

Table 23. Register CR30 (Address 0x1E), Attenuator

Bit	Description	
7	Reserved	
6	Reserved	
[5:0] Attenuator A5 to Attenuator A0		
	000000 = 0 dB	
	000001 = 1 dB	
	000010 = 2 dB	
	011111 = 31 dB	
	110000 = 32 dB	
	110001 = 33 dB	
	111101 = 45 dB	
	111110 = 46 dB	
	111111 = 47 dB	

Table 24. Register CR33 (Address 0x21), Revision Code¹

	8
Bit	Description
7	Revision code
6	Revision code
5	Revision code
4	Revision code
3	Revision code
2	Revision code
1	Revision code
0	Revision code
	•

¹ Read-only register.

SUGGESTED POWER-UP SEQUENCE INITIAL REGISTER WRITE SEQUENCE

After applying power to the part, perform the initial register write sequence that follows. Note that Register CR33, Register CR32, and Register CR31 are read-only registers. Also note that all writable registers should be written to on power-up. Refer to the Register Map section for more details on all registers.

- 1. Write Register CR30: 0x00. Set attenuator to 0 dB gain.
- 2. Write Register CR29: 0x00. Modulator is powered down. The modulator is powered down by default to ensure that no spurious signals can occur on the RF output when the PLL is carrying out its first acquisition. The modulator should be powered up only when the PLL is locked.
- 3. Write Register CR28: 0x01. Power up the internal VCO. Write 0x21 if using an external VCO.
- Write Register CR27: 0x00. Power down the LO monitor and select the internal VCO. Write 0x08 to select an external VCO.
- 5. Write Register CR26: 0x00. Reserved register.
- 6. Write Register CR25: 0x32. Reserved register.
- 7. Write Register CR24: 0x18. Enable autocalibration.
- 8. Write Register CR23: 0x70. Enable lock detector and choose the recommended lock detect timing.
- 9. Write Register CR22: 0x00. Reserved register.
- 10. Write Register CR21: 0x00. Reserved register.
- 11. Write Register CR20: 0x00. Reserved register.
- 12. Write Register CR19: 0x00. Reserved register.
- 13. Write Register CR18: 0x00. Reserved register.
- 14. Write Register CR17: 0x00. Reserved register.
- 15. Write Register CR16: 0x00. Reserved register.
- 16. Write Register CR15: 0x00. Reserved register.
- 17. Write Register CR14: 0x1B. The attenuator is always enabled, even when TXDIS is asserted.
- 18. Write Register CR13: 0x18. Reserved register.
- 19. Write Register CR12: 0x08. PLL powered up.
- 20. Write Register CR11: 0x00. Reserved register.
- 21. Write Register CR10: 0x21. The reference frequency doubler is enabled, and the 5-bit divider and R/2 divider are bypassed.
- 22. Write Register CR9: 0x70. With the recommended loop filter component values and $R_{SET}=4.7~k\Omega$, as shown in Figure 71, the charge pump current is set to 2.5 mA for a loop bandwidth of 50 kHz.
- 23. Write Register CR8: 0x00. Reserved register.
- 24. Write Register CR7: 0x0X. Set according to Equation 1 in the Theory of Operation section. Also sets the MUXOUT pin to tristate.

- 25. Write Register CR6: 0xXX. Set according to Equation 1 in the Theory of Operation section.
- 26. Write Register CR5: 0x00. Disable the 5-bit reference divider.
- 27. Write Register CR4: 0x01. Reserved register.
- 28. Write Register CR3: 0x0X. Set according to Equation 1 in the Theory of Operation section.
- 29. Write Register CR2: 0xXX. Set according to Equation 1 in the Theory of Operation section.
- 30. Write Register CR1: 0xXX. Set according to Equation 1 in the Theory of Operation section.
- 31. Write Register CR0: 0xXX. Set according to Equation 1 in the Theory of Operation section. Register CR0 must be the last register written for all the double-buffered bit writes to take effect.
- 32. Monitor the LDET output or wait 170 μs to ensure that the PLL is locked.
- 33. Write Register CR29: 0x01. Power up modulator. The write to Register CR29 does not need to be followed by a write to Register CR0 because this register is not double-buffered.

Example—Changing the LO Frequency

Following is an example of how to change the LO frequency after the initialization sequence. Using an example in which the PLL is locked to 1200 MHz, the following conditions apply:

- $f_{PFD} = 20 \text{ MHz (assumed)}$
- Divide ratio N = 60, so INT = 60 decimal and FRAC = 0

The INT registers contain the following values: Register CR7 = 0x00 and Register CR6 = 0x3C

The FRAC registers contain the following values: Register CR3 = 0x00, Register CR2 = 0x00, Register CR1 = 0x00, and Register CR0 = 0x00

To change the LO frequency to 1230 MHz, the divide ratio N must be set to 61.5. Therefore, INT must be set to 61 decimal and FRAC must be set to 16777216 by writing to the following registers:

- Set the INT registers as follows: Register CR7 = 0x00, Register CR6 = 0x3D
- 2. Set the FRAC registers as follows: Register CR3 = 0x01, Register CR2 = 0x00, Register CR1 = 0x00, Register CR0 = 0x00

Note that Register CR0 should be the last write in this sequence. Writing to Register CR0 causes all double-buffered registers to be updated, including the INT and FRAC registers, and starts a new PLL acquisition.

If the cumulative frequency step is 100 kHz or less, the user can turn off autocalibration. This process involves an additional write of 0x19 to Register CR24, resulting in a smoother frequency step and shorter acquisition time.

EVALUATION BOARD

GENERAL DESCRIPTION

This board is designed to allow the user to evaluate the performance of the ADRF6750. It contains the following:

- I/Q modulator with integrated fractional-N PLL and VCO
- SPI and I²C interface connectors
- DC biasing and filter circuitry for the baseband inputs
- Low-pass loop filter circuitry
- 10 MHz reference clock
- Circuitry to support differential signaling to the TESTLO inputs, including dc biasing circuitry
- Circuitry to monitor the LOMON outputs
- SMA connectors for power supplies and the RF output

The evaluation board comes with associated software to allow easy programming of the ADRF6750.

HARDWARE DESCRIPTION

For more information, refer to the circuit diagram in Figure 71.

Power Supplies

An external 5 V supply (DUT +5 V) drives both an on-chip 3.3 V regulator and the quadrature modulator.

The regulator feeds the VREG1 through VREG6 pins on the chip with 3.3 V. These pins power the PLL circuitry.

The external reference clock generator can be driven by a 3 V supply or by a 5 V supply. These supplies can be connected via an SMA connector, VCO +V.

Recommended Decoupling for Supplies

The external 5 V supply is decoupled initially by a 10 µF capacitor and then further by a parallel combination of 100 nF and 10 pF capacitors that are placed as close to the DUT as possible for good local decoupling. The regulator output should be decoupled by a parallel combination of 10 pF and 220 μF capacitors. The 220 μF capacitor decouples broadband noise, which leads to better phase noise and is recommended for best performance. Case Size C 220 µF capacitors are used to minimize area. A parallel combination of 100 nF and 10 pF capacitors should be placed on each VREGx pin. Again, these capacitors are placed as close to the pins as possible. The impedance of all these capacitors should be low and constant across a broad frequency range. Surface-mount multilayered ceramic chip (MLCC) Class II capacitors provide very low ESL and ESR, which assist in decoupling supply noise effectively. They also provide good temperature stability and good aging characteristics. Capacitance also changes vs. applied bias voltage. Larger case sizes have less capacitance change vs. applied bias voltage and also lower ESR but higher ESL. The 0603 size capacitors provide a good compromise. X5R and X7R capacitors are examples of these types of capacitors and are recommended for decoupling.

SPI and I²C Interface

The SPI interface connector is a 9-way, D-type connector that can be connected to the printer port of a PC. Figure 70 shows the PC cable diagram that must be used with the provided software.

There is also an option to use the I²C interface by using the I²C receptacle connector. This is a standard I²C connector. Pull-up resistors are required on the signal lines. The CS pin can be used to set the slave address of the ADRF6750. CS high sets the slave address to 0x60, and CS low sets the slave address to 0x40.




Figure 70. SPI PC Cable Diagram

Baseband Inputs

The pair of I and Q baseband inputs are served by SMA inputs so that they can be driven directly from an external generator, which can also provide the dc bias required. An option is provided to supply this dc bias through Connector J1, as well. There is also an option to filter the baseband inputs, although filtering may not be required, depending on the quality of the baseband source.

Loop Filter

A fourth-order loop filter is provided at the output of the charge pump and is required to adequately filter noise from the $\Sigma\text{-}\Delta$ modulator used in the N-divider. With the charge pump current set to a midscale value of 2.5 mA and using the on-chip VCO, the loop bandwidth is approximately 60 kHz, and the phase margin is 55°. COG capacitors are recommended for use in the loop filter because they have low dielectric absorption, which is required for fast and accurate settling time. The use of non-COG capacitors may result in a long tail being introduced into the settling time transient.

Reference Input

The reference input can be supplied by a 10 MHz Taitien clock generator or by an external clock through the use of Connector J7. The frequency range of the reference input is from 10 MHz to 20 MHz; if the lower frequency clock is used, the on-chip reference frequency doubler should be used to set the PFD frequency to 20 MHz to optimize phase noise performance.

TESTLO Inputs

These pins are differential test inputs that allow a variety of debug options. On this board, the capability is provided to drive these pins with an external 2× LO signal that is then applied to an Anaren balun to provide a differential input signal.

When driving the TESTLO pins, the PLL can be bypassed, and the modulator can be driven directly by this external 2× LO signal.

These inputs also require a dc bias; the following two options are provided:

- A dc bias point of 3.3 V through a series inductor path.
 A resistor in parallel is provided to de-Q any resonance.
- A dc bias point, which can be varied from 0 V to 3.3 V through a resistor divider network. Note that these resistors should be large in value to ensure that the current drawn is small and that the resistors have little effect on the input resistance.

If these pins are not used, ground them by inserting 0 Ω resistors in R47 and R54.

LOMON Outputs

These pins are differential LO monitor outputs that provide a replica of the internal LO frequency at $1\times$ LO. The single-ended power in a 50 Ω load can be programmed to -24 dBm, -18 dBm, -12 dBm, or -6 dBm. These open-collector outputs must be terminated to 3.3 V. Because both outputs must be terminated to 50 Ω , options are provided to terminate to 3.3 V using onboard 50 Ω resistors or by series inductors (or a ferrite bead), in which case the 50 Ω termination is provided by the measuring instrument. If not used, these outputs should be tied to REGOUT.

CCOMPx Pins

The CCOMPx pins are internal compensation nodes that must be decoupled to ground with a 100 nF capacitor.

MUXOUT

MUXOUT is a test output that allows different internal nodes to be monitored. It is a CMOS output stage that requires no termination.

Lock Detect (LDET)


Lock detect is a CMOS output that indicates the state of the PLL. A high level indicates a locked condition, and a low level indicates a loss of lock condition.

TXDIS

This input disables the RF output. It can be driven from an external stimulus or simply connected high or low by Jumper J18.

RF Output (RFOUT)

RFOUT is the RF output of the ADRF6750. RFOUT MOD should be grounded in the user application.



Rev. A | Page 34 of 40

PCB ARTWORK




Figure 72. Evaluation Board, Top Side Component Placement




Figure 73. Evaluation Board, Bottom Side Component Placement

PCB Layer Information




Figure 74. Evaluation Board, Top Side—Layer 1




Figure 75. Evaluation Board, Bottom Side—Layer 4




Figure 76. Evaluation Board, Ground—Layer 2




Figure 77. Evaluation Board Power—Layer 3

BILL OF MATERIALS

Table 25. Bill of Materials

Qty	Reference Designator	Description	Manufacturer	Part Number
1	DUT	ADRF6750 LFCSP, 56-lead 8 mm × 8 mm	Analog Devices	ADRF6750ACPZ
1	Y2	VCO, 10 MHz	Jauch	O 10.0-VX3Y-T1
1	SPI	Connector, 9-pin, D-sub plug, SDEX9PNTD	ITW McMurdo	FEC 150750
1	CONN	Connector, I ² C, SEMCONN receptacle	Molex	15830064
2	C1, C21	Capacitor, 10 μF, 25 V, tantalum, TAJ-C	AVX	FEC 197518
13	C2, C4, C6, C8, C10, C12, C14, C16, C18, C19, C48, C53, C55	Capacitor, 10 pF, 50 V, ceramic, C0G, 0402	Murata	FEC 8819564
15	C3, C5, C7, C9, C11, C13, C15, C17, C22, C47, C49 to C52, C54	Capacitor, 100 nF, 25 V, X7R, ceramic, 0603	AVX	FEC 317287
1	C20	Capacitor, 220 μF, 6.3 V, tantalum, Case Size C	AVX	FEC 197087
4	C30 to C33	Capacitor spacing, 0402 (do not install)		
1	C26	Capacitor, 1 nF, 50 V, XR7, ceramic, 0603	Murata	FEC 722170
1	C24	Capacitor, 47 nF, 50 V, Xr7, ceramic, 1206	Murata	FEC 1740542
2	C23, C25	Capacitor, 680 pF, 50 V, NPO, ceramic, 0603	Murata	FEC 430997
4	C38, C39	Capacitor, 1 nF, 50 V, C0G, ceramic, 0402	Murata	FEC 8819556
4	C40, C44, C46, C57	Capacitor, 100 pF, 50 V, C0G, ceramic, 0402	Murata	FEC 8819572
12	J1 to J5, J7, J10 to J12, J14, J15, TXDIS	SMA end launch connector	Johnson/Emerson	142-0701-851
3	J18, J20, J21	Jumper, 3-pin + shunt	Harwin	FEC 148533 and FEC 150411
4	L1, L2	Inductor, 20 nH, 0402, LQW series	Murata	LQW15AN20N
4	L3, L4	Inductor, 10 μH, 0805, LQM series	Murata	LQM21FN1N100M
4	R2 to R5	Resistor spacing, 0603 (user-defined values)		
5	R6 to R9, R36	Resistor, 0 Ω, 1/16 W, 1%, 0402	Vishay Draloric	FEC 1158241
2	R10, R11	Resistor, 0402, spacing (do not install)		
1	R13	Resistor, 4.7 kΩ, 1/10 W, 1%, 0603	Bourns	CR0603-FX-472
2	R14, R39	Resistor, 1.2 kΩ, 1/10 W, 5%, 0603	Yageo	FEC 9233393
2	R12, R16	Resistor, 270 Ω, 1/16 W, 1%, 0603	Multicomp	FEC 9330917
1	R15	Resistor, 300 Ω, 1/16 W, 1%, 0603	Multicomp	FEC 93330968
2	R17, R18	Resistor, 0603, spacing (do not install)		
3	R35, R44, R45	Resistor, 51 Ω, 1/16 W, 5%, 0402	Bourns	CR0402-JW-510
4	R48 to R51	Resistor, 330 Ω, 1/10 W, 5%, 0805	Bourns	CR0805-JW-331
3	R59 to R61	Resistor, 100 Ω, 1/10 W, 5%, 0805	Bourns	CR0805-JW-101

OUTLINE DIMENSIONS




Figure 78. 56-Lead Lead Frame Chip Scale Package [LFCSP_VQ] 8 mm × 8 mm Body, Very Thin Quad (CP-56-3) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description Package	
ADRF6750ACPZ-R7	−40°C to +85°C	56-Lead Lead Frame Chip Scale Package [LFCSP_VQ], 7" Tape and Reel	CP-56-3
ADRF6750-EVALZ		Evaluation Board	

¹ Z = RoHS Compliant Part.

ADRF6750

NOTES

 $I^2C\ refers\ to\ a\ communications\ protocol\ originally\ developed\ by\ Philips\ Semiconductors\ (now\ NXP\ Semiconductors).$

